ABSTRACT We report a new nanoscale antifuse featuring low-power and high-programming speed, by employing silicon carbide (SiC) nanoelectromechanical systems (NEMS). We show that the SiC NEMS antifuses can enable ultralow-power one-time-programmable (OTP) field-programmable gate arrays (FPGAs) with characteristics promising for security-sensitive and harsh-environment applications. The SiC NEMS antifuses offer minimal leakage, low-programming voltage (down to ∼1.5 V), ideally abrupt transient, high on/off ratios (>10 7 ) and high-current carrying ability (>10 6 A/cm 2 ), and very small footprints (∼1 μm 2 to ∼0.1 μm 2 per device). We further describe new designs of antifuses, simulate FPGA benchmarking circuits based on experimentally demonstrated practical NEMS antifuses, and compare their advantageous performance with state-of-the-art conventional antifuse FPGAs. We also demonstrate a SiC NEMS antifuse-based OTP memory cell with a read margin of >10 6 .
I. INTRODUCTION
FPGAs are integrated circuits that are pre-fabricated to be electrically programmed and configured in the field to serve individual users different needs for digital circuit or system [1] . The key feature of FPGAs compared to application specific integrated circuits (ASICs) is the reconfigurability or programmability. The FPGA is able to implement a new function on the chip after it is fabricated by the manufacturers. Because of this feature, FPGAs are often preferred in situations that call for low volume units with lower cost and shorter time to deployment, as compared to ASICs which normally would require more time and investment to develop a prototype. However, in order to have a fully flexible circuit that can be configured to satisfy all the needs from various users, today's FPGAs are significantly larger, slower, and more power consuming than their ASIC counterparts. At the device level, the fundamental cause of these limitations lies in the structure of the FPGAs.
An FPGA typically consists of three components: programmable logic blocks which implement various logic functions, programmable routing that connects these logic functions, and I/O blocks that are connected to logic blocks through routing interconnect and make input/output of chip connection. Among the three, the programmable routing interconnect comprises of almost 90% of the total chip area, and thus contributes to most of the delay, area and power consumption. Typically an FPGA uses 20 to over 100 interconnects per logic gate to link logic blocks [2] .
Antifuses are among the commonly used interconnect devices for FPGAs. An antifuse is a one-timeprogrammable (OTP), two-terminal device that has high initial resistance (e.g., open circuit) till a programming voltage changes it to low resistance in an irreversible process [2] - [6] . It has been extensively employed as an economical and convenient solution in complex logic ICs for improved functionality and flexibility, and thus widely used in non-volatile memories and OTP secure FPGAs [7] - [10] . Compared to other FPGA programmable interconnect devices such as SRAM-controlled pass transistors [11] and EPROMs [12] , antifuse interconnects offer smaller size, faster programming, lower programmed resistance and lower parasitic capacitance [13] - [15] . In particular, antifuse-based FPGAs offer higher security, stemming primarily from their nonvolatility [14] . It secures a design due to piracy and difficulty in determining the state of an antifuse that protects against direct physical attack [16]. Fig. 1 presents the architecture of a commercial antifuse FPGA. The major components are: core tiles, which contains the logic blocks, RAMs and data buffering for data storage, and I/O structure for data input and output. The core tiles are linked by antifuses as interconnects. While antifuse-based FPGAs are currently among the most secure programmable devices available [16] , limitations and challenges remain in high leakage power, increasing security requirements (e.g., against potential attack in the form of reprogramming), and scalability to advanced technology nodes. Many critical defense and aerospace applications drive great demands for devices with higher programming speed, lower power, increasing tolerance to radiation [17] , [18] and harsh environment, and higher resistance to attacks.
A conventional antifuse consists of a dielectric layer sandwiched between two electrodes as shown in Fig. 2(a) . Commonly used implementations include n+ diffusion/oxide-nitride-oxide (ONO) dielectrics/ poly-silicon [3] , [19] , metal-to-metal structures [20] - [22] , and amorphous silicon/metal structures [23] , [24] .
Spurred by advancements in reliably fabricating and manipulating mechanically active nanostructures, recently nanoelectromechanical systems (NEMS) have been explored as logic building blocks, including single switches, logic gates [25] , and nonvolatile memories [26] , [27] . NEMS antifuses offer intrinsically strong and ideal insulation at 'off' state with air gaps separating electrodes, instant programming via abrupt switching, low programming voltage, and robust non-volatile programmed state. In particular, SiC NEMS exploit the outstanding thermal and mechanical properties of this technologically important material for reliable performance even in harsh environments (e.g., high temperature, radiation) [25] . Established thin-film technologies can make SiC NEMS on various substrates [28] . SiC is especially suited for NEMS antifuses also thanks to its exceptional ability in carrying high current; and SiC can hardly be fused even at very high current levels. In this work, we demonstrate very low voltage SiC NEMS antifuses for the first time, and show significant enhancement in energy efficiency in FPGA designs enabled by such NEMS antifuses.
II. SIC NEMS ANTIFUSE STRUCTURE, FABRICATION, AND OPERATING PRINCIPLES
The NEMS antifuse is based on electrostatically actuated SiC nanocantilevers illustrated in Fig. 2(b) and (c). It is a two-terminal device in lateral configuration, with a fixed electrode gate (G) for programming and a movable nanocantilever as source (S), separated by an air gap. At the initial (unprogrammed) state, G and S form an open circuit.
A programming voltage applied between G and S actuates the device to connect G and S (i.e., to program the antifuse). In contrast to three-terminal NEMS logic switches [25] , in antifuses we exploit adhesion forces to keep G and S connected after programming (which must be avoided in three-terminal NEMS logic switches [25] ).
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The SiC NEMS antifuse fabrication starts with a 4-inch Si wafer with 500nm thermally-grown SiO 2 and 500nm thick polycrystalline SiC (poly-SiC) deposited using lowpressure chemical vapor deposition (LPCVD), as illustrated in Fig. 3(a) . The deposition of SiC is done using a customized hot-wall horizontal furnace at temperature of 900 • C and the SiC film is heavily doped via using NH 3 gas [28] . We then sputter PMMA as a mask and define the pattern with wafer-scale electron beam lithography (EBL) and transfer the pattern using reactive ion etching (RIE). Finally we release the suspended cantilever beam with a high-yield process of vapor hydrofluoric acid (HF) etching of SiO 2 . In device operation, the movable cantilever beam is usually grounded at its clamping point to provide a voltage potential reference for the program electrode G. The device can be approximately modeled as a parallel plate capacitor, with one plate fixed and the other attached to a spring. The capacitance of this parallel plate C act is given by
where ε is the permittivity of air, A act is the overlapping area of the two plates, x is the distance the plate moves and g GS is the as-fabricated gap between the two plates. When a voltage V G is applied between the two plates, the total force acting on the movable plate is given by
The device behavior can be understood by its electrostatic coupling via the air gap capacitor. As the applied gate voltage V G increases to the pull-in voltage V PI or beyond, the NEMS antifuse is programmed. The voltage is given by
where k eff is the effective stiffness of the cantilever, g GS the gap between G and S, ε the dielectric constant, t B the thickness of the cantilever and L G the length of the actuation gate, respectively. After programming (as V G returns to 0) the total force acting on the cantilever is F a −F M,max = 0, where F a is the contact adhesion force and F M,max = k eff g GS is the mechanical restoring force when the contact is made. The switching time is estimated by
where ω 0 is the fundamental-mode resonance frequency of the cantilever [29] , V PI the pull-in/programming voltage and V G the actual applied gate voltage.
III. DEVICE CHARACTERIZATION AND VARIATION
The electrical characteristics of SiC NEMS antifuses will be described in this Section. We study the programming of NEMS antifuse and compare the initial state with programmed state. The characteristics of the SiC NEMS antifuses are investigated by high-precision I-V measurements using a source measurement unit (SMU) shown in Fig. 4 (a). 
A. PROGRAMMING OF NEMS ANTIFUSES
Prior to programming, the NEMS antifuse is in its initial state which is 'open', with high resistance of >10G . The current increases abruptly at V PI = 4.3V, showing instant programming via NEMS contact. As V G sweeps back to 0V, the antifuse stays connected with on-state current I on ≥ 1µA, which is the current measurement compliance VOLUME 3, NO. 4, JULY 2015 325
we manually set. We sweep V G again after the programming cycle on the NEMS antifuse whose state has been changed to 'programmed', and observe resistive behavior from the I-V curve in Fig. 4(d) and (e). The NEMS antifuse can have very low programming voltage and high on/off ratios. Fig. 5 (a) and (b) shows a NEMS antifuse with ultralow programming voltage at V PI = 1.6V. The non-volatility is demonstrated as it stays connected with high I on (≥1µA) as V G sweeps back to 0V. The gate leakage in this particular device is not fundamental to this type of devices, but is caused by local defects in the SiO 2 layer underneath this specific SiC device (which happens to be on top of a region of non-ideal SiO 2 with defects). Fig. 5(c) shows the programming cycle of another antifuse with a low programming voltage V PI = 2.2V and a lower measurement compliance of 100nA. For the true off-state/leakage current measurement, we establish the noise floor of the measurement system by calibrating the system. We first lift up the testing probes and make sure there is no contact between the probes and the device, and perform a voltage sweep while recording the current. This gives us the noise floor of the measurement system. Then we put down the testing probes to engage the device in measurement, and perform the same voltage sweep and record the current. By comparing the data from these two measurements we can obtain the off-state/leakage current. To study the on/off ratio between unprogrammed and programmed device, we apply the same stress voltage sweep on an unprogrammed NEMS antifuse and an already programmed antifuse and the currents are plotted in Fig. 6 . Under the same applied stress voltage, the on/off current ratio is >10 7 , showing that NEMS antifuses provide excellent insulation when unprogrammed and stable connection after being programmed. This margin leaves a sufficient space for designers to define the on/off state using these devices in logic circuits and FPGAs. 
B. NEMS ANTIFUSE BREAKDOWN AND HIGH CURRENT DENSITY
For conventional antifuses, the breakdown of the dielectrics has significant impact on reliability and programming, and is heavily studied and characterized [18] - [24] . Different from 326 VOLUME 3, NO. 4, JULY 2015 the conventional semiconductor antifuses, the breakdown of NEMS antifuse usually happens when the NEMS structure raptures or breaks physically when the current it is bearing exceeds a certain critical level. We study the breaking down mechanism of NEMS antifuse by sweeping the stress voltage on programmed NEMS antifuses and raise the measurement compliance so that the current can increase to a higher level until the device breaks down. Fig. 7 shows the breaking down processes of three devices. The programmed antifuse exhibits resistor-like behavior in I-V characterization, where the current increases linearly as the stress voltage sweeps up. When the current reaches the breakdown level, it starts to decrease to 0A, and remains unchanged as the stress voltage sweeps up and down. The highest current passing through the antifuse interconnect before it breaks down, I on,max , is 0.13mA to 0.33mA for the three devices tested. The current density the device can carry is calculated with:
where A B is the cross section area of the cantilever beam and w B and t B are the beam width and thickness, respectively. The highest current density the device can carry is at J c,max ∼ 10 6 A/cm 2 . 
C. DEVICE VARIATION
We have tested ∼30 SiC NEMS antifuses with different dimensions. Among these devices, V PI varies from 1.6V to 35V, and I on can be as high as >0.1mA (with compliance). The measured programming voltages versus designed cantilever beam lengths and actuation gaps are illustrated in Fig. 8(b) . Some NEMS antifuses with same designed parameters such as beam length and actuation gap may have different programming voltages. The possible causes are fabrication variations, and non-idealities in SiC film uniformity and oxide quality. The distribution statistics of the measured programming voltages are shown in Fig. 8(c) .
D. IMPROVED DESIGN OF NEMS ANTIFUSE
Based on the above experimental results, we further describe designs of future-generation NEMS antifuses for improving performance and functions. One of the design improvements we propose is to engineer the beam shape to increase the adhesion between G and S, thus to minimize the on-state resistance R on under the same actuation load. Low R on is desired to minimize delay between logic modules. The design in Fig. 9 (a) and (b) would reduce R on by engineering the stiffness and the contact area. For a uniformly shaped cantilever beam as in the original design, which is a commonly used mechanical structure in switching devices, the surface adhesion mechanism has been studied using various approaches. In general, for a MEMS/NEMS structure, the van der Waals force between the two contact surfaces plays a critical role in adhesion. Studies have linked adhesion force with surface roughness [30] , and a first order estimation of the van der Waals force gives:
where F v is the van der Waals force, H a is the Hamaker constant, A c is the contact area and d is the separation between the two surfaces. For a given device, the larger the contact area, the more adhesion there is between the two surfaces.
Hence for the improved design we employ a hammerheaded shape for the cantilever beam to increase the contact area at the same amount of electrostatic load q elec . One approach to analyze cantilever deflections in correlation with the adhesion versus applied load is to analyze the energy release rate [31] . In this approach we study a cantilever beam in its adhered condition. Consider a uniform cantilever beam with no hammerhead in the original NEMS antifuse design, the external load q elec is the electrostatic force that brings the cantilever tip to contact G, and the beam deflection profile is shown in Fig. 9(d) . Using the definition in fracture mechanics, the unattached portion of the cantilever beam, which is the length from the clamping point to the contact point, can be seen as the crack length, L s ; and the length of the attached portion of the beam is the contact length, L c . The adhesion energy is determined when the energy release rate reaches a static equilibrium with no external load applied:
where is the surface adhesion energy per unit area, g GS is the as-fabricated gap between the cantilever and the gate electrode, and D the flexural rigidity per unit length, which is given by:
where E Y is the Young's modulus of the material and t B is the thickness of the SiC film and thus the thickness of the cantilever. I = w 3 B t B /12 is the cantilever moment of inertia. The total contact area A c = L c × t B . Follow the analytical calculations in [30] , the relationship between external uniform load and beam deflection profile can be described as follows: given the same , higher q elec is needed to reach smaller L s and greater L c for the uniform cantilever beam design.
The hammerheaded design illustrated in Fig. 9(f) gives the contact length L c increases and crack length L s decreases with the same electrostatic load q elec compared to the uniform cantilever beam design. In other words, in order to reach the beam deflection that gives the same contact length L c , the electrostatic load q elec must be much higher in a uniform (no hammerhead) cantilever beam. If we define h as the distance the tip of cantilever beam has to deflect to make a contact with G, for uniform cantilever beam with no hammerhead, h equals the as-fabricated gap g GS . In the case of cantilever beam of exact same dimension but with hammerhead, h becomes g GS -a, where a is the depth of the hammerheaded structure. Because of the added structure that shortens the distance between the cantilever and G, the smallest electrostatic load required to make a contact reduces. To further illustrate the advantage of the hammerheaded design, we perform finite element method (FEM) simulation 328 VOLUME 3, NO. 4, JULY 2015
in COMSOL on both designs under the same electrostatic load and the beam deflection profiles are shown in Fig. 9 (e) and (g). Both designs use a cantilever beam of 10µm in length, 200nm in width and 500nm in thickness. The initial gap between the cantilever and gate electrode is g GS = 250nm. The hammerhead depth a as illustrated in Fig. 9 (f) is 100nm and the length is L c = 2µm, with the same thickness t B = 500nm as the cantilever beam. We keep all the simulation conditions the same and apply gate voltage V G = 20V to actuate both cantilevers. The improved design offers increased contact area under the same electrostatic load and thus lead to lower R on and higher (more secured) adhesion.
We also propose improved design of NEMS with increased hardware security. One key to antifuse-based security is that once an antifuse is programmed to be connected, the state cannot change under potential attacks. One attack an antifuse may encounter is reprogramming. Conventional antifuses have two states: open circuit or conductive ('on'). This leaves an opportunity for hardware attackers to reprogram the unconnected antifuses and compromise the FPGA. Our NEMS antifuse design in Fig. 8 (c) addresses this issue by introducing a third state. It has two gates for programming in both directions. In case an antifuse should remain open we can program it to permanently connect to the electrode on the other side; since this connection is irreversible, the device is thus immune to attempts of reprogramming attacks.
IV. NEMS ANTIFUSE FPGA DESIGN AND SIMULATION
In this Section we discuss antifuse-based FPGA designs and simulations using specialized software for the FPGA-based logic design, synthesis and simulation. We first compare NEMS antifuse with conventional antifuse at single device level, then we simulate and analyze the system-level power performance in a large scale system on FPGA platform.
A. COMPARISON WITH CONVENTIONAL ANTIFUSE
The NEMS antifuse is a promising candidate for OTP FPGA thanks to its minimal leakage power, high programming speed and small and scalable volume. Table 1 summaries the comparison of the SiC NEMS antifuse versus conventional antifuse at the single device level.
The leakage current I leak for unprogrammed antifuses is obtained at the same conditions. The NEMS and conventional antifuses are both tested with stress voltage 3.6V at 25 • C. Note that for some of the antifuse devices fabricated, some leakage comes from the defects in oxide layer, which can be alleviated by using high-quality oxide in the fabrication. The ultimate leakage current level for NEMS antifuse is well below the noise floor of the measurement system as demonstrated in Section III A.
The program voltage of NEMS antifuse can be as low as 1.6V and can be scaled down by scaling the actuation gaps. A <50nm actuation gap is reported [29] with similar fabrication techniques. The active area for NEMS antifuses already is estimated by including the actuation gap, gate and cantilever beam width but no connecting pads, which are only needed for accessing individual devices in the characterization stage. For large network of antifuses the pads can be eliminated to achieve large scale integration. The device volume is calculated by multiplying the active area and the SiC film thickness.
B. PROGRAMMING SPEED/TIME
The programming time of the NEMS antifuse is the time it takes to switch the cantilever beam with applied programming voltage. We estimate the intrinsic speed of the NEMS cantilever switching time τ s using equation (4) to be ∼29ns for a switch with a fundamental-mode resonance at f 0 = 20MHz. Direct measurements of the resonance frequencies of the SiC NEMS and the speeds they make contacts with gate or drain electrodes are demonstrated in [35] . We drive the cantilever near its resonance frequency and monitor the tip contact optically with laser interferometry. We observe clear contact in the experiment when the device is operating at its resonance frequency and the measured resonance frequencies agree with the theoretical estimation. For example, a resonance frequency of f 0 ≈ 19.73MHz has been measured from a 4µm-long SiC NEMS cantilever, with a switching time (or speed) of τ s ≈ 30ns for making fast contact with a nearby electrode. If this device is used as an antifuse, its programming time would be τ s ≈ 30ns. The programming speed can be further accelerated by scaling down the device dimensions and also by using higher gate overdrive.
The NEMS antifuse technology, at this early stage of research, has not yet advanced to large-scale arrays for system-level measurements. However, the unique properties of the NEMS antifuse make it a promising candidate for highly secure, harsh-environment adaptable logic applications including OTP FPGAs. Further study and improved designs of the NEMS structure will improve the function and reliability for large-scale integrated arrays of NEMS VOLUME 3, NO. 4, JULY 2015 329
antifuses, and future scaling is possible with the advances in fabrication technologies.
C. ANTIFUSE-BASED FPGA SIMULATION
We simulate and compare the performance from two types of antifuse-based FPGA circuits: one consists of conventional antifuses from a commercial manufacturer and the other uses NEMS antifuses. To simulate antifuse-based FPGA we first look into its basic architecture as illustrated in Fig. 1 . The computing functionality of FPGA is provided by its programmable logic blocks and these blocks connect to each other using programmable routing network. This programmable routing network provides routing connections among logic blocks and I/O blocks to implement any user-defined circuit. The routing interconnect of an FPGA consists of wires and programmable switches to form the required connection. These programmable switches are configured using the programmable technology such as static memory [36] , flash [37] and antifuse [38] .
FPGA programming and configuration are based on computer aided design (CAD). The application design is described in hardware description language (HDL), which is converted to a stream of bits and eventually programed on the FPGA, as shown in the flow in Fig. 10(a) . The process of converting a circuit description into a format that can be loaded into an FPGA can be roughly divided into 5 distinct steps: synthesis, technology mapping, mapping, placement and routing. The FPGA CAD tools then generates a bitstream to output to the FPGA. The state of these bits configure the state of the memory bits in an FPGA and determines the logical function that the FPGA implements [1] . For varying requirements, a portion of FPGA can be partially reconfigured while the rest of an FPGA is still running. Future updates in the final product can be easily upgraded by simply downloading a new application bitstream file to the FPGA. In our simulations, we focus on evaluating the energy efficiency improvement of NEMS antifuse FPGA. We simulate the power consumption with three benchmark circuits using a commercial antifuse FPGA and compare with the SiC NEMS antifuse FPGA. The commercial antifuse FPGA we choose is from the latest Axcelerator antifuse FPGA family offered by Microsemi, which is based upon 0.15µm and seven-layers of metal CMOS antifuse process technology. The Axcelerator family uses a metal-to-metal antifuse programmable interconnect element that resides between the upper two layers of metal [ Fig. 10(b) ]. This nonvolatile antifuse technology, known as FuseLock technology, provides excellent protection against design pirating and cloning. Fig. 10(c) shows the voltage scheme for programming the antifuses [13] . Consider an array of antifuses at the intersection of some horizontal and vertical segments, the programming of a certain antifuse is achieved by applying a programming voltage V pp across it. This is done by precharging all segments to an intermediate voltage (∼V pp /2). Then a selected vertical segment is grounded and a selected horizontal segment is driven to V pp . Other segments are left at V pp /2. Only the single antifuse at the intersection of the selected segments sees the full V pp .
For the logic function blocks, the Axcelerator family antifuse FPGA provides 2 types of logic modules: the register cell (R-cell) and the combinatorial cell (C-cell) as shown in Fig. 11 [39] . The inputs and outputs of the C-cell are as follows: D0-D3 are data inputs and A0, A1, B0, B1 are select inputs. User signals can be routed to any one of these inputs. Any of the C-cell inputs (D0-D3, A0, A1, B0 and B1) can be tied to clock signal as well. DB input can be used to drive a complement signal of any of the inputs to the C-cell. Carry connect signal can be used to combine two C-cell to fulfill up to 5 inputs logic function. Y is the output of the cell. The R-cell contains a flip-flop featuring asynchronous clear, asynchronous preset and active-low enable control signals. Two C-cells, a single R-cell, two Transmit (TX), and two Receive (RX) routing buffers form a Cluster, while two Clusters comprise a SuperCluster [ Fig. 11(e) ], which works as the fundamental logic blocks in Axcelerator antifuse FPGAs [39] .
To simulate the performance of antifuse FPGA, we use Libero IDE integrated design manager which integrates design tools while guiding users through the design software flow. The selected device in this simulation is AX1000 with FPGA 896 package silicon die. Fig. 12 shows the FPGA architecture with interconnects and the simulated circuits. Firstly, the benchmark circuit verilog HDL file is generated in HDL Editor. In this work, ISCAS-85 C432, C880 and C1908 are generated as the benchmark circuits by verilog HDL. Then the benchmark source file is compiled by a synthesis tool, Synplify, where the Netlist of the benchmark is synthesized. After the synthesis, a post-synthesis file is generated which can be used in the next step for mapping, placement and routing. Mapping and placement involve deciding where to place all components, circuitry, and logic elements in a constraint space. This is followed by routing, which decides the exact design of all the wires needed to connect the placed components. In this step, the proper interconnections of antifuses are selected to be programmed based on the timing and area restriction and optimization. This step must also implement all the desired connections while following the rules and limitations of the manufacturing process. After the placement, the detailed power consumption of the design implemented FPGA can be obtained from the power report generated by the simulation tool. A list of antifuses to be programmed is generated and downloaded to a programming station into which the FPGA is plugged. Number of antifuses is counted after the routing to derive the total power consumption, the details are discussed in the next subsection.
We examine the programming and operation power (both switching and leakage) with the three benchmark circuits. C432 is a 27 channel interrupt controller with 36 inputs, 7 outputs and 160 gates. C880 is an 8-bit arithmetic logic unit (ALU) with 60 inputs, 26 outputs and 383 gates. C1908 is a 16-bit single-error-correcting and double-errordetecting circuit with 33 inputs, 25 outputs and 880 gates. Considering the number of antifuse interconnection must be counted manually, the number of the gates of each benchmark cannot be too large. Table 2 
D. POWER ANALYSIS OF NEMS VERSUS CONVENTIONAL ANTIFUSE FPGA
NEMS antifuse provides great advantage in power consumption for FPGAs. The conventional antifuse FPGA used in the simulation is AX1000 896 from Axcelerator family manufactured by Microsemi. It uses metal-to-metal antifuses and the programming process is given in [40] . A programming pulse with voltage V prg (5-15V) is applied while monitoring the current I prg . This current is typically < 10µA until an antifuse is programmed. So the programming power for conventional antifuse is estimated to be
where I prg and V prg are the programming current and voltage, respectively. The calculated programming power for conventional antifuse is 50-150µW per antifuse. The programming power for NEMS antifuse is the power needed to capacitively actuate the NEMS cantilever:
Here C act is the actuation capacitance given by
where A act is the actuation area, given by
For a NEMS cantilever beam with L B ×w B ×t B = 10µm× 200nm × 500nm, actuation gate length L G = 10µm, asfabricated gap g GS = 300nm, and V PI = 1.5V-10V, the switching time τ s ≈150ns and the programming power is P prg ≈1.125-50nW.
The switching power for conventional antifuse FPGA for the given benchmark circuits is given by the simulation tool SmartPower, with the following conditions to operate the logic circuits: operation voltage V DD = 1.425-1.575V and clock frequency f clock = 1MHz.
To estimate the dynamic power of NEMS antifuses, we model each programmed NEMS antifuse with a resistor R on and a capacitor C on . R on is the on-resistance of the programmed NEMS antifuse and C on is the capacitor formed by the SiC layer of the NEMS antifuse, the oxide beneath the SiC layer and the Si substrate. C on can be estimated by:
where A NEMS is the NEMS antifuse active area, ε ox . and ε air are the dielectric permittivity of SiO 2 and air, respectively, and t ox is the thickness of the oxide layer. The capacitor is formed by two fixed terminals (G and S) with oxide underneath in parallel with a suspended cantilever beam, with only air between the beam and the substrate. Each of the terminals accounts for 1/3 of the active area of the NEMS antifuse and the cantilever beam is the rest 1/3 of the active area. Switching power for NEMS antifuse is
Using the same V DD and f clock , we calculate the switching power per antifuse to be P dyn ≈1-1.1nW. The switching power of the benchmark circuits are calculated using P dyn × number of programmed antifuses. Leakage power comes from all the unprogrammed antifuses in the FPGA. The leakage power for each unprogrammed antifuse is given by
Using I off = 1-100pA [20] , and same V DD as in the simulations mentioned above, we have P leak = 1.425-157.5pW for the conventional antifuse. The AX1000 has ∼29×10 6 antifuse switches and 9 logic tiles. Assuming we only use one logic tile, the number of antifuses is ∼3×10 6 . So the unprogrammed antifuse is 3×10 6 minus the number of programed antifuses for each benchmark circuit.
We use the noise floor of the measurement system as the upper limit of leakage current for NEMS antifuses. So with I off = 10fA and same V DD , the leakage power per NEMS antifuse is P leak = I off V DD = 14.25-15.75fW. The number of unprogrammed antifuses is the same as in the case of the conventional FPGA.
V. ANTIFUSE-BASED OTP MEMORY CELL
The logic blocks in Microsemi antifuse FPGA are based on multiplexers and with one AND gate and one OR gate. With the combination of multiplexer based circuit and the carry connect signal communicating with another C-cell, the Axcelerator device can implement more than 4,000 combinatorial functions of up to five inputs. For the configuration bits of C-cell, a low resistance permanent link is formed to connect the configuration lines to either logic '0' or logic '1' [39] , [41] .
However, there is another way of construct basic logic blocks for FPGAs by using a configurable logic block (CLB), made of NAND gates [42] , an interconnection of multiplexors [43] , and lookup tables (LUTs) [44] . Commercial vendors use LUT-based CLBs to provide basic logic and storage functionality. A CLB can comprise of a single basic logic element or a cluster of locally connected basic logic elements. The CLBs in an FPGA are arranged in a two dimensional grid and are interconnected by programmable routing resources [45] . I/O blocks are arranged at the periphery of the grid and they are also connected to the programmable routing interconnect. Logic blocks based on LUTs can implement much more complex combinational functions with much more inputs than the ones based on multiplexer. Furthermore LUT-based logic blocks provide a good trade-off between too finegrained and too coarse-grained logic blocks. Static random 332 VOLUME 3, NO. 4, JULY 2015 access memory (SRAM) cells are used to store the data in the LUTs that are typically used in SRAM-based FPGAs to implement logic functions, as shown in Fig. 13 .
However, SRAMs are volatile and need to be reprogrammed each time before implement the logic functions which is not compatible in the antifuse FPGA. If the SRAM can be replaced by OTP memory, then the logic blocks based on LUT is a potential candidate to work as the logic blocks implemented in OTP FPGA -in our case is the SiC NEMS antifuse FPGA. The OTP memory can be programmed in the same time with the interconnects. SiC NEMS antifuses can be used to build OTP memory cell in a three-terminal configuration. In this configuration we use G to program the memory cell and D to read out the state of the memory. If we define the initial state before programming as '1', in which the cantilever beam is not contacting D, the programmed state is '0', where the cantilever stays connected with D. A read sweep on an unprogrammed memory cell will exhibit high resistance and thus very small current, and the same read sweep on a programmed memory cell will have low resistance and a high current.
Fig. 14 presents this configuration and the electrical characterization of the memory cell. At its initial state, the memory cell remains unprogrammed, defined as logic '1'. The programming of the memory cell is through G, as shown in scheme (1) in Fig. 14(a) . Upon programming, the state of the memory cell changes to logic '0', which can be verified by the reading through D in scheme (2) . Data from the programming cycle through G in Fig. 14(b) and (c) show that this NEMS antifuse-based OTP memory cell is programmed at V PI = 15.3V.
The read current margin between programmed state and unprogrammed state of the same NEMS antifuse OTP memory is measured to be more than 6 orders of magnitude, as shown in Fig. 15 . This broad range provides the circuit designer with a good design margin by using NEMS antifuse-based OTP memory cell. With the advancement in fabrication technology, integration of the emerging NEMS devices with mainstream integrated circuit technologies is feasible and promising. We envision the following strategies in realizing a secure NEMS antifuse-based FPGA. First, with the 'MEMS/NEMS-first' approach [46] , it is possible to fabricate NEMS antifuses as interconnects and have the logic modules implemented in conventional CMOS technology, as simulated in this work. For fully high-temperature circuits, SiC JFET technology can be employed to realize the logic functions [47] , [48] , with the options of either integrating the JEFT chip with the NEMS chip in a flip-chip or system-in-package (SiP) fashion, or monolithic co-fabrication of SiC JFETs and NEMS building blocks on the same chip. Furthermore, we have already demonstrated fundamental logic functions realized by NEMS switching devices [25] , leading to the possibility of an entirely mechanical reconfigurable logic paradigm that utilizes NEMS to realize logic functions, and NEMS antifuses as interconnects. This solution, once fully realized, shall provide high security for high temperature and harsh environment operations.
